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Abstract
A current-domain first-order all-pass filter-section has been
developed, composed of a single capacitor and CMOS circuits with
linear resist ive input impedance, based on the square-law
characteristic of an MOS trans i stor in saturation. Experimental
verification has been performed by means of an integrated cascade of


























































are useful elements in signal processing circuits
filters. Charge-Coupled Devices and Switched-
ns are well-known [1-3]. A draw-back of these
uits is the clocking and aliasing. A continuous-
y be attractive, particularly if the delay per
ctronically controlled,
s to fulfill two important properties. Firstly,
transfer function has to equal unity over a broad
nd secondly the phase-shift has to be linear with
to provide a frequency independent group-delay. A
ss filter with a transfer function:
jWRC
"jwRC" '
rst condition, while the
. The argument of H(jtu) is:
(1)
second condition is
(2)arg(H(jio)) = -2 arctan(wRC)
and the associated group-delay is
d(io) = .235. .(3)
1 + (ojRC)
For (o)RC)2<<i the group delay is approximately constant. Hence,
for band limited signals a first order all-pass filter performs as a
delay section. Cascading two or more first order all-pass sections,
with taps at the output of every stage, results in a tapped delay-
line .
For reasons that will become clear soon
transfer function (1) as:
H(jw) IjtoRC - 1























lin ear input resistance
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can handle positive as
R and by means of R also
tor connected between input
controlled via
(. KJ 1 UUliUCUbCU U C O W C C ii JLUJJUO C1
ines in fig.1 the current inverter is modified





























































low-frequency gain of two may be obtained
/ \*C_J WT *\_---JJ_l_ J -.- * i 4 m i_(M6 and M7) as indicated in fig.1. i( M ) can now be obtained by combination




















































































2 (tap output ) .
to the output
ises the second




ut of the allpass
st term in (H).
3*_I£e_delay_line
By cascading several all-pass sections as in fig.2, a delay-line is
obtained. The auxiliary output of the first current inverter(Iout2) °f each of the all-pass sections is used as a tap. The
transfer function H^ ( jw) from the input current of the first stage
to the output current lout2 k °f stage k is given by
Hk(j«) ,1 - juaRC,T"~j wRC' k-1 k = 1 2,
The transfer function H'kijw)
auxiliary current output lout 3 k











The transfer functions described by (9)
Laguerre functions, which may be used
transversal filters [5]* As the input
linear both types of transfer functions
are Laplace transforms of
advantageously in adaptive
resistance of each stage is
are also available in the
voltage dopia^n at the gate of trans istors
transistor M11 of the k-th stage.
M1 and the gate of
I*. Measurements
For experimental verification of the approach des cr i bed above a 26th
37
order all-pass filter was realised by cascading 26 first order
pass sections on chip. All measurements were performed on
5. Discussion and conclusion
The measured data presented in fig.3~fig.9 show good performance for
the 26-stage delay-line. The usefull bandwidth for delay-line
1Ï group-delay deviation is approximately 200 kHz for
V2=7.18 V.
A novel CMOS analog continuous-time delay circuit
square-law characteristic of an MOS transistor in
presented. A cascade of 26 stages has been realised







line in for instance adaptive filters
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Fig.2 The All-pass Circuit.
'out3
Fig.3 Step-response of the 26 stages delay-line. The circuit
Is biased at 'V2-7.l8 v. The input signal has a magnitude
of 0.1 V with a leading and a trailing edge time of 2.0us.
The horizontal scale is 10us per division. The output load




















Flg.l Transfer-function of the total filter biased with V2-7.18V; the



























Fig.5 Transfer function of the total filter biased at V2«7-18V.
2MJ,
FREQUENCY in Hz DC-VOLTAGE In V
Fig.6 Phase-shift of the total filter as
a function of frequency at several bias
currents.











F ig.8 Low-frequency gain (1kHz) as
function of the bias voltage V2.
Fig.9 Noise spectrum at V2»7.18 V,
measured between 100 Hz and 300 kHz.
In fig.9 the reference level is equal to the maximum input level (-360mVrm3). The
maximum input level is defined as the input level at which the Total Harmonic Distortion
of the total circuit (26 stages) equals 1 percent.
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